
Micrel, Inc.
KSZ8851SNL/SNLI
August 2009
76
M9999-083109-2.0
EEPROM Timing
EESK
EEC S
EED _ IO
( outp u t)
Hig h -Z
D1 5
D1 4
D1 3
D1
D0
An
A0
0
11
1
*1
*1 S ta rt b it
tcyc
ts
th
EE D _ IO
(inp ut)
Figure 19. EEPROM Read Cycle Timing Diagram
Timing Parameter
Description
Min
Typ
Max
Unit
tcyc
Clock cycle
0.8 (OBCR[1:0]=00 on-chip
bus speed @ 125 MHz)
μs
ts
Setup time
20
ns
th
Hold time
20
ns
Table 19. EEPROM Timing Parameters